From chiplets to vertical stacking, new design approaches are emerging as traditional transistor scaling runs into physical and economic limits